[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/isss/VahidC02>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Frank_Vahid>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Susan_Cotterell>
foaf:homepage <http://dx.doi.org/doi.ieeecomputersociety.org%2F10.1109%2FISSS.2002.1227144>
foaf:homepage <https://doi.ieeecomputersociety.org/10.1109/ISSS.2002.1227144>
dc:identifier DBLP conf/isss/VahidC02 (xsd:string)
dc:identifier DOI doi.ieeecomputersociety.org%2F10.1109%2FISSS.2002.1227144 (xsd:string)
dcterms:issued 2002 (xsd:gYear)
rdfs:label Tuning of Loop Cache Architectures to Programs in Embedded System Design. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Frank_Vahid>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Susan_Cotterell>
swrc:pages 8-13 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/isss/2002>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/isss/VahidC02/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/isss/VahidC02>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/isss/isss2002.html#VahidC02>
rdfs:seeAlso <https://doi.ieeecomputersociety.org/10.1109/ISSS.2002.1227144>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/isss>
dc:subject architecture tuning, cores, customized architectures, embedded systems, filter cache, instruction fetching, loop cache, low energy, low power, memory hierarchy, synthesis, tuning (xsd:string)
dc:title Tuning of Loop Cache Architectures to Programs in Embedded System Design. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document