A Comparative Study of Modeling at Different Levels of Abstraction in System on Chip Designs: A Case Study.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/isvlsi/JayadevappaSM04
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/isvlsi/JayadevappaSM04
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Imad_Mahgoub
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ravi_Shankar_0002
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Suryaprasad_Jayadevappa
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISVLSI.2004.1339508
>
foaf:
homepage
<
https://doi.org/10.1109/ISVLSI.2004.1339508
>
dc:
identifier
DBLP conf/isvlsi/JayadevappaSM04
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISVLSI.2004.1339508
(xsd:string)
dcterms:
issued
2004
(xsd:gYear)
rdfs:
label
A Comparative Study of Modeling at Different Levels of Abstraction in System on Chip Designs: A Case Study.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Imad_Mahgoub
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ravi_Shankar_0002
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Suryaprasad_Jayadevappa
>
swrc:
pages
52-60
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/isvlsi/2004
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/isvlsi/JayadevappaSM04/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/isvlsi/JayadevappaSM04
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/isvlsi/isvlsi2004.html#JayadevappaSM04
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISVLSI.2004.1339508
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/isvlsi
>
dc:
title
A Comparative Study of Modeling at Different Levels of Abstraction in System on Chip Designs: A Case Study.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document