A Nonlinear Programming Based Power Optimization Methodology for Gate Sizing and Voltage Selection.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/isvlsi/MahalingamR05
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/isvlsi/MahalingamR05
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/N._Ranganathan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Venkataraman_Mahalingam
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISVLSI.2005.12
>
foaf:
homepage
<
https://doi.org/10.1109/ISVLSI.2005.12
>
dc:
identifier
DBLP conf/isvlsi/MahalingamR05
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISVLSI.2005.12
(xsd:string)
dcterms:
issued
2005
(xsd:gYear)
rdfs:
label
A Nonlinear Programming Based Power Optimization Methodology for Gate Sizing and Voltage Selection.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/N._Ranganathan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Venkataraman_Mahalingam
>
swrc:
pages
180-185
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/isvlsi/2005
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/isvlsi/MahalingamR05/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/isvlsi/MahalingamR05
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/isvlsi/isvlsi2005.html#MahalingamR05
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISVLSI.2005.12
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/isvlsi
>
dc:
title
A Nonlinear Programming Based Power Optimization Methodology for Gate Sizing and Voltage Selection.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document