[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/isvlsi/ShenCHH07>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Jiang_Hu>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Weixiang_Shen>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Xianlong_Hong>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Yici_Cai>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FISVLSI.2007.20>
foaf:homepage <https://doi.org/10.1109/ISVLSI.2007.20>
dc:identifier DBLP conf/isvlsi/ShenCHH07 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FISVLSI.2007.20 (xsd:string)
dcterms:issued 2007 (xsd:gYear)
rdfs:label Activity-Aware Registers Placement for Low Power Gated Clock Tree Construction. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Jiang_Hu>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Weixiang_Shen>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Xianlong_Hong>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Yici_Cai>
swrc:pages 383-388 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/isvlsi/2007>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/isvlsi/ShenCHH07/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/isvlsi/ShenCHH07>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/isvlsi/isvlsi2007.html#ShenCHH07>
rdfs:seeAlso <https://doi.org/10.1109/ISVLSI.2007.20>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/isvlsi>
dc:title Activity-Aware Registers Placement for Low Power Gated Clock Tree Construction. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document