[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/isvlsi/TagliaviniRBM15>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Andrea_Marongiu>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Davide_Rossi>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Giuseppe_Tagliavini>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Luca_Benini>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FISVLSI.2015.64>
foaf:homepage <https://doi.org/10.1109/ISVLSI.2015.64>
dc:identifier DBLP conf/isvlsi/TagliaviniRBM15 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FISVLSI.2015.64 (xsd:string)
dcterms:issued 2015 (xsd:gYear)
rdfs:label Synergistic Architecture and Programming Model Support for Approximate Micropower Computing. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Andrea_Marongiu>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Davide_Rossi>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Giuseppe_Tagliavini>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Luca_Benini>
swrc:pages 280-285 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/isvlsi/2015>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/isvlsi/TagliaviniRBM15/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/isvlsi/TagliaviniRBM15>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/isvlsi/isvlsi2015.html#TagliaviniRBM15>
rdfs:seeAlso <https://doi.org/10.1109/ISVLSI.2015.64>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/isvlsi>
dc:title Synergistic Architecture and Programming Model Support for Approximate Micropower Computing. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document