An Optimized BIST Architecture for FPGA Look-Up Table Testing.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/isvlsi/YarandiAN06
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/isvlsi/YarandiAN06
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Armin_Alaghi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mahnaz_Sadoughi_Yarandi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zainalabedin_Navabi
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FISVLSI.2006.24
>
foaf:
homepage
<
https://doi.org/10.1109/ISVLSI.2006.24
>
dc:
identifier
DBLP conf/isvlsi/YarandiAN06
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FISVLSI.2006.24
(xsd:string)
dcterms:
issued
2006
(xsd:gYear)
rdfs:
label
An Optimized BIST Architecture for FPGA Look-Up Table Testing.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Armin_Alaghi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mahnaz_Sadoughi_Yarandi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zainalabedin_Navabi
>
swrc:
pages
420-421
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/isvlsi/2006
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/isvlsi/YarandiAN06/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/isvlsi/YarandiAN06
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/isvlsi/isvlsi2006.html#YarandiAN06
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ISVLSI.2006.24
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/isvlsi
>
dc:
title
An Optimized BIST Architecture for FPGA Look-Up Table Testing.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document