Optimizing Post-Silicon Validation for FPGA Serial Configuration using an Automation Framework and Timing Characterization Verification.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/itc-asia/ZainolKB23
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/itc-asia/ZainolKB23
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mohd_Amiruddin_Zainol
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ng_Gua_Bin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sompon_Khamron
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FITC-Asia58802.2023.10301165
>
foaf:
homepage
<
https://doi.org/10.1109/ITC-Asia58802.2023.10301165
>
dc:
identifier
DBLP conf/itc-asia/ZainolKB23
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FITC-Asia58802.2023.10301165
(xsd:string)
dcterms:
issued
2023
(xsd:gYear)
rdfs:
label
Optimizing Post-Silicon Validation for FPGA Serial Configuration using an Automation Framework and Timing Characterization Verification.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mohd_Amiruddin_Zainol
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ng_Gua_Bin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sompon_Khamron
>
swrc:
pages
1-6
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/itc-asia/2023
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/itc-asia/ZainolKB23/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/itc-asia/ZainolKB23
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/itc-asia/itc-asia2023.html#ZainolKB23
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ITC-Asia58802.2023.10301165
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/itc-asia
>
dc:
title
Optimizing Post-Silicon Validation for FPGA Serial Configuration using an Automation Framework and Timing Characterization Verification.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document