[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/itc/BaileyMSTWFAWR02>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/A._Metayer>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/B._Svrcek>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/E._Wolf>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Eric_Fiene>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Mike_Alexander>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Nandu_Tendolkar>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Rajesh_Raina>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Rick_Woltenberg>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Robert_Bailey>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FTEST.2002.1041808>
foaf:homepage <https://doi.org/10.1109/TEST.2002.1041808>
dc:identifier DBLP conf/itc/BaileyMSTWFAWR02 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FTEST.2002.1041808 (xsd:string)
dcterms:issued 2002 (xsd:gYear)
rdfs:label Test Methodology for Motorola's High Performance e500 Core Based on PowerPC Instruction Set Architecture. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/A._Metayer>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/B._Svrcek>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/E._Wolf>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Eric_Fiene>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Mike_Alexander>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Nandu_Tendolkar>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Rajesh_Raina>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Rick_Woltenberg>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Robert_Bailey>
swrc:pages 574-583 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/itc/2002>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/itc/BaileyMSTWFAWR02/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/itc/BaileyMSTWFAWR02>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/itc/itc2002.html#BaileyMSTWFAWR02>
rdfs:seeAlso <https://doi.org/10.1109/TEST.2002.1041808>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/itc>
dc:title Test Methodology for Motorola's High Performance e500 Core Based on PowerPC Instruction Set Architecture. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document