Verification of Physical Chip Layouts Using GDSII Design Data.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ivsw/SinglaLG19
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ivsw/SinglaLG19
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Aayush_Singla
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Bernhard_Lippmann
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Helmut_Graeb
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FIVSW.2019.8854432
>
foaf:
homepage
<
https://doi.org/10.1109/IVSW.2019.8854432
>
dc:
identifier
DBLP conf/ivsw/SinglaLG19
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FIVSW.2019.8854432
(xsd:string)
dcterms:
issued
2019
(xsd:gYear)
rdfs:
label
Verification of Physical Chip Layouts Using GDSII Design Data.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Aayush_Singla
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Bernhard_Lippmann
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Helmut_Graeb
>
swrc:
pages
55-60
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ivsw/2019
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ivsw/SinglaLG19/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ivsw/SinglaLG19
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ivsw/ivsw2019.html#SinglaLG19
>
rdfs:
seeAlso
<
https://doi.org/10.1109/IVSW.2019.8854432
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ivsw
>
dc:
title
Verification of Physical Chip Layouts Using GDSII Design Data.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document