Suitability of Artificial Neural Networks for Designing LoC Circuits.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/iwann/MorenoGC11
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/iwann/MorenoGC11
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/David_Moreno
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Juan_Castellanos
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sandra_G%E2%88%9A%E2%89%A5mez_Canaval
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1007%2F978-3-642-21501-8%5F38
>
foaf:
homepage
<
https://doi.org/10.1007/978-3-642-21501-8_38
>
dc:
identifier
DBLP conf/iwann/MorenoGC11
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1007%2F978-3-642-21501-8%5F38
(xsd:string)
dcterms:
issued
2011
(xsd:gYear)
rdfs:
label
Suitability of Artificial Neural Networks for Designing LoC Circuits.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/David_Moreno
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Juan_Castellanos
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sandra_G%E2%88%9A%E2%89%A5mez_Canaval
>
swrc:
pages
307-314
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/iwann/2011-1
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/iwann/MorenoGC11/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/iwann/MorenoGC11
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/iwann/iwann2011-1.html#MorenoGC11
>
rdfs:
seeAlso
<
https://doi.org/10.1007/978-3-642-21501-8_38
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/iwann
>
dc:
title
Suitability of Artificial Neural Networks for Designing LoC Circuits.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document