Synthesis of Asynchronous Circuits with Predictable Latency.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/iwls/BystrovY02
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/iwls/BystrovY02
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Alexandre_V._Bystrov
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Alexandre_Yakovlev
>
dc:
identifier
DBLP conf/iwls/BystrovY02
(xsd:string)
dcterms:
issued
2002
(xsd:gYear)
rdfs:
label
Synthesis of Asynchronous Circuits with Predictable Latency.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Alexandre_V._Bystrov
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Alexandre_Yakovlev
>
swrc:
pages
239-243
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/iwls/2002
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/iwls/BystrovY02/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/iwls/BystrovY02
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/iwls/iwls2002.html#BystrovY02
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/iwls
>
dc:
title
Synthesis of Asynchronous Circuits with Predictable Latency.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document