Four-Valued Memory Circuit Designed by Multiple-Peak MOS-NDR Devices and Circuits.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/iwsoc/LiangGSCHTCWKC05
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/iwsoc/LiangGSCHTCWKC05
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Cher-Shiung_Tsai
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chi-Pin_Chen
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chung-Chih_Hsiao
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Dong-Shong_Liang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Feng-Chang_Chiang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kwang-Jow_Gan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Long-Xian_Su
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Shih-Yu_Wang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Shun-Huo_Kuo
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yaw-Hwang_Chen
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FIWSOC.2005.66
>
foaf:
homepage
<
https://doi.org/10.1109/IWSOC.2005.66
>
dc:
identifier
DBLP conf/iwsoc/LiangGSCHTCWKC05
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FIWSOC.2005.66
(xsd:string)
dcterms:
issued
2005
(xsd:gYear)
rdfs:
label
Four-Valued Memory Circuit Designed by Multiple-Peak MOS-NDR Devices and Circuits.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Cher-Shiung_Tsai
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chi-Pin_Chen
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chung-Chih_Hsiao
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Dong-Shong_Liang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Feng-Chang_Chiang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kwang-Jow_Gan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Long-Xian_Su
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Shih-Yu_Wang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Shun-Huo_Kuo
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yaw-Hwang_Chen
>
swrc:
pages
78-81
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/iwsoc/2005
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/iwsoc/LiangGSCHTCWKC05/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/iwsoc/LiangGSCHTCWKC05
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/iwsoc/iwsoc2005.html#LiangGSCHTCWKC05
>
rdfs:
seeAlso
<
https://doi.org/10.1109/IWSOC.2005.66
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/iwsoc
>
dc:
title
Four-Valued Memory Circuit Designed by Multiple-Peak MOS-NDR Devices and Circuits.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document