A Calibrated Memristor Model Implementation for an SR-Latch Based on CMOS-Memristor Technology.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/lascas/GavilanezG24
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/lascas/GavilanezG24
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mart%E2%88%9A%E2%89%A0n_Gavil%E2%88%9A%C2%B0nez
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Silvana_Guitarra
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FLASCAS60203.2024.10506178
>
foaf:
homepage
<
https://doi.org/10.1109/LASCAS60203.2024.10506178
>
dc:
identifier
DBLP conf/lascas/GavilanezG24
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FLASCAS60203.2024.10506178
(xsd:string)
dcterms:
issued
2024
(xsd:gYear)
rdfs:
label
A Calibrated Memristor Model Implementation for an SR-Latch Based on CMOS-Memristor Technology.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mart%E2%88%9A%E2%89%A0n_Gavil%E2%88%9A%C2%B0nez
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Silvana_Guitarra
>
swrc:
pages
1-4
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/lascas/2024
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/lascas/GavilanezG24/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/lascas/GavilanezG24
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/lascas/lascas2024.html#GavilanezG24
>
rdfs:
seeAlso
<
https://doi.org/10.1109/LASCAS60203.2024.10506178
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/lascas
>
dc:
title
A Calibrated Memristor Model Implementation for an SR-Latch Based on CMOS-Memristor Technology.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document