Exploring Gate Mapping and Transistor Sizing to Improve Radiation Robustness: A C17 Benchmark Case-study.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/latw/SandovalBZKRM21
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/latw/SandovalBZKRM21
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Alexandra_L._Zimpeck
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Bernardo_Borges_Sandoval
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Cristina_Meinhardt
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Fernanda_Lima_Kastensmidt
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Leonardo_Heitich_Brendler
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ricardo_Reis_0001
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FLATS53581.2021.9651798
>
foaf:
homepage
<
https://doi.org/10.1109/LATS53581.2021.9651798
>
dc:
identifier
DBLP conf/latw/SandovalBZKRM21
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FLATS53581.2021.9651798
(xsd:string)
dcterms:
issued
2021
(xsd:gYear)
rdfs:
label
Exploring Gate Mapping and Transistor Sizing to Improve Radiation Robustness: A C17 Benchmark Case-study.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Alexandra_L._Zimpeck
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Bernardo_Borges_Sandoval
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Cristina_Meinhardt
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Fernanda_Lima_Kastensmidt
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Leonardo_Heitich_Brendler
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ricardo_Reis_0001
>
swrc:
pages
1-6
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/latw/2021
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/latw/SandovalBZKRM21/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/latw/SandovalBZKRM21
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/latw/lats2021.html#SandovalBZKRM21
>
rdfs:
seeAlso
<
https://doi.org/10.1109/LATS53581.2021.9651798
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/latw
>
dc:
title
Exploring Gate Mapping and Transistor Sizing to Improve Radiation Robustness: A C17 Benchmark Case-study.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document