Efficient register and memory assignment for non-orthogonal architectures via graph coloring and MST algorithms.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/lctrts/ChoPW02
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/lctrts/ChoPW02
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/David_B._Whalley
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jeonghun_Cho
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yunheung_Paek
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F513829.513853
>
foaf:
homepage
<
https://doi.org/10.1145/513829.513853
>
dc:
identifier
DBLP conf/lctrts/ChoPW02
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F513829.513853
(xsd:string)
dcterms:
issued
2002
(xsd:gYear)
rdfs:
label
Efficient register and memory assignment for non-orthogonal architectures via graph coloring and MST algorithms.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/David_B._Whalley
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jeonghun_Cho
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yunheung_Paek
>
swrc:
pages
130-138
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/lctrts/2002
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/lctrts/ChoPW02/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/lctrts/ChoPW02
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/lctrts/lctes2002.html#ChoPW02
>
rdfs:
seeAlso
<
https://doi.org/10.1145/513829.513853
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/lctrts
>
dc:
subject
compiler, dual memory, graph coloring, maximum spanning tree, memory assignment, non-orthogonal architecture
(xsd:string)
dc:
title
Efficient register and memory assignment for non-orthogonal architectures via graph coloring and MST algorithms.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document