Operation and data mapping for CGRAs with multi-bank memory.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/lctrts/KimLSP10
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/lctrts/KimLSP10
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Aviral_Shrivastava
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jongeun_Lee
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yongjoo_Kim
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yunheung_Paek
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F1755888.1755892
>
foaf:
homepage
<
https://doi.org/10.1145/1755888.1755892
>
dc:
identifier
DBLP conf/lctrts/KimLSP10
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F1755888.1755892
(xsd:string)
dcterms:
issued
2010
(xsd:gYear)
rdfs:
label
Operation and data mapping for CGRAs with multi-bank memory.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Aviral_Shrivastava
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jongeun_Lee
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yongjoo_Kim
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yunheung_Paek
>
swrc:
pages
17-26
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/lctrts/2010
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/lctrts/KimLSP10/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/lctrts/KimLSP10
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/lctrts/lctes2010.html#KimLSP10
>
rdfs:
seeAlso
<
https://doi.org/10.1145/1755888.1755892
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/lctrts
>
dc:
subject
arbiter, bank conflict, coarse-grained reconfigurable architecture, compilation, multi-bank memory
(xsd:string)
dc:
title
Operation and data mapping for CGRAs with multi-bank memory.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document