[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/mcsoc/YasunagaSWKCYM23>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Jaehoon_Yu>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Junnosuke_Suzuki>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Kazushi_Kawamura>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Mari_Yasunaga>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Masato_Motomura>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Masato_Watanabe>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Thiem_Van_Chu>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FMCSoC60832.2023.00077>
foaf:homepage <https://doi.org/10.1109/MCSoC60832.2023.00077>
dc:identifier DBLP conf/mcsoc/YasunagaSWKCYM23 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FMCSoC60832.2023.00077 (xsd:string)
dcterms:issued 2023 (xsd:gYear)
rdfs:label A Highly Accurate and Parallel Vision MLP FPGA Accelerator based on FP7/8 SIMD Operations. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Jaehoon_Yu>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Junnosuke_Suzuki>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Kazushi_Kawamura>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Mari_Yasunaga>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Masato_Motomura>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Masato_Watanabe>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Thiem_Van_Chu>
swrc:pages 478-485 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/mcsoc/2023>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/mcsoc/YasunagaSWKCYM23/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/mcsoc/YasunagaSWKCYM23>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/mcsoc/mcsoc2023.html#YasunagaSWKCYM23>
rdfs:seeAlso <https://doi.org/10.1109/MCSoC60832.2023.00077>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/mcsoc>
dc:title A Highly Accurate and Parallel Vision MLP FPGA Accelerator based on FP7/8 SIMD Operations. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document