[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/micro/EspasaVS97>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/James_E._Smith_0001>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Mateo_Valero>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Roger_Espasa>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FMICRO.1997.645807>
foaf:homepage <https://doi.org/10.1109/MICRO.1997.645807>
dc:identifier DBLP conf/micro/EspasaVS97 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FMICRO.1997.645807 (xsd:string)
dcterms:issued 1997 (xsd:gYear)
rdfs:label Out-of-Order Vector Architectures. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/James_E._Smith_0001>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Mateo_Valero>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Roger_Espasa>
swrc:pages 160-170 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/micro/1997>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/micro/EspasaVS97/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/micro/EspasaVS97>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/micro/micro97.html#EspasaVS97>
rdfs:seeAlso <https://doi.org/10.1109/MICRO.1997.645807>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/micro>
dc:subject vector architecture, out-of-order execution, microarchitecture, memory traffic elimination, register renaming, precise interrupts, memory latency (xsd:string)
dc:title Out-of-Order Vector Architectures. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document