Using a configurable processor generator for computer architecture prototyping.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/micro/SolomatnikovFSAWQRH09
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/micro/SolomatnikovFSAWQRH09
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Alex_Solomatnikov
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Amin_Firoozshahian
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mark_Horowitz
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Megan_Wachs
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ofer_Shacham
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Stephen_Richardson
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Wajahat_Qadeer
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zain_Asgar
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F1669112.1669159
>
foaf:
homepage
<
https://doi.org/10.1145/1669112.1669159
>
dc:
identifier
DBLP conf/micro/SolomatnikovFSAWQRH09
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F1669112.1669159
(xsd:string)
dcterms:
issued
2009
(xsd:gYear)
rdfs:
label
Using a configurable processor generator for computer architecture prototyping.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Alex_Solomatnikov
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Amin_Firoozshahian
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mark_Horowitz
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Megan_Wachs
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ofer_Shacham
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Stephen_Richardson
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Wajahat_Qadeer
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zain_Asgar
>
swrc:
pages
358-369
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/micro/2009
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/micro/SolomatnikovFSAWQRH09/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/micro/SolomatnikovFSAWQRH09
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/micro/micro2009.html#SolomatnikovFSAWQRH09
>
rdfs:
seeAlso
<
https://doi.org/10.1145/1669112.1669159
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/micro
>
dc:
subject
VLSI design, computer architecture prototyping, configurable/extensible processor generator, memory system architecture, reconfigurable architecture
(xsd:string)
dc:
title
Using a configurable processor generator for computer architecture prototyping.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document