Timing closure of clock enable signals on a 32 nm Intel Itanium processor.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/mipro/MalnarZ18
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/mipro/MalnarZ18
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Branimir_Malnar
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Goran_Zelic
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.23919%2FMIPRO.2018.8400015
>
foaf:
homepage
<
https://doi.org/10.23919/MIPRO.2018.8400015
>
dc:
identifier
DBLP conf/mipro/MalnarZ18
(xsd:string)
dc:
identifier
DOI doi.org%2F10.23919%2FMIPRO.2018.8400015
(xsd:string)
dcterms:
issued
2018
(xsd:gYear)
rdfs:
label
Timing closure of clock enable signals on a 32 nm Intel Itanium processor.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Branimir_Malnar
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Goran_Zelic
>
swrc:
pages
78-83
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/mipro/2018
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/mipro/MalnarZ18/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/mipro/MalnarZ18
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/mipro/mipro2018.html#MalnarZ18
>
rdfs:
seeAlso
<
https://doi.org/10.23919/MIPRO.2018.8400015
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/mipro
>
dc:
title
Timing closure of clock enable signals on a 32 nm Intel Itanium processor.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document