FPGA Design and Implementation of Driving Lane Detection on Zynq-7000 SoC.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/mipro/MartinGSK21
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/mipro/MartinGSK21
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ivan_Kastelan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/M._Martin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Milos_Subotic
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ratko_Grbic
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.23919%2FMIPRO52101.2021.9596986
>
foaf:
homepage
<
https://doi.org/10.23919/MIPRO52101.2021.9596986
>
dc:
identifier
DBLP conf/mipro/MartinGSK21
(xsd:string)
dc:
identifier
DOI doi.org%2F10.23919%2FMIPRO52101.2021.9596986
(xsd:string)
dcterms:
issued
2021
(xsd:gYear)
rdfs:
label
FPGA Design and Implementation of Driving Lane Detection on Zynq-7000 SoC.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ivan_Kastelan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/M._Martin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Milos_Subotic
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ratko_Grbic
>
swrc:
pages
1004-1009
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/mipro/2021
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/mipro/MartinGSK21/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/mipro/MartinGSK21
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/mipro/mipro2021.html#MartinGSK21
>
rdfs:
seeAlso
<
https://doi.org/10.23919/MIPRO52101.2021.9596986
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/mipro
>
dc:
title
FPGA Design and Implementation of Driving Lane Detection on Zynq-7000 SoC.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document