Teaching the design of a chip under the Cadence Opus environment using the Alliance cell libraries.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/mse/AberbourDMV97
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/mse/AberbourDMV97
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Anne_Derieux
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Habib_Mehrez
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mourad_Aberbour
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Nicolas_Vaucher
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FMSE.1997.612556
>
foaf:
homepage
<
https://doi.org/10.1109/MSE.1997.612556
>
dc:
identifier
DBLP conf/mse/AberbourDMV97
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FMSE.1997.612556
(xsd:string)
dcterms:
issued
1997
(xsd:gYear)
rdfs:
label
Teaching the design of a chip under the Cadence Opus environment using the Alliance cell libraries.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Anne_Derieux
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Habib_Mehrez
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mourad_Aberbour
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Nicolas_Vaucher
>
swrc:
pages
81-82
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/mse/1997
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/mse/AberbourDMV97/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/mse/AberbourDMV97
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/mse/mse1997.html#AberbourDMV97
>
rdfs:
seeAlso
<
https://doi.org/10.1109/MSE.1997.612556
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/mse
>
dc:
title
Teaching the design of a chip under the Cadence Opus environment using the Alliance cell libraries.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document