A Methodology for Validating Manufacturing Test Vector Suites for Custom Designed Scan-Based Circuits.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/mtv/BhadraKA03
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/mtv/BhadraKA03
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jayanta_Bhadra
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Magdy_S._Abadir
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Narayanan_Krishnamurthy
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FMTV.2003.1250260
>
foaf:
homepage
<
https://doi.org/10.1109/MTV.2003.1250260
>
dc:
identifier
DBLP conf/mtv/BhadraKA03
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FMTV.2003.1250260
(xsd:string)
dcterms:
issued
2003
(xsd:gYear)
rdfs:
label
A Methodology for Validating Manufacturing Test Vector Suites for Custom Designed Scan-Based Circuits.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jayanta_Bhadra
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Magdy_S._Abadir
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Narayanan_Krishnamurthy
>
swrc:
pages
32-37
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/mtv/2003
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/mtv/BhadraKA03/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/mtv/BhadraKA03
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/mtv/mtv2003.html#BhadraKA03
>
rdfs:
seeAlso
<
https://doi.org/10.1109/MTV.2003.1250260
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/mtv
>
dc:
title
A Methodology for Validating Manufacturing Test Vector Suites for Custom Designed Scan-Based Circuits.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document