PLL-SAR: A New High-Speed Analog to Digital Converter Architecture.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/mwscas/VeselyLAM23
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/mwscas/VeselyLAM23
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Calvin_Yoji_Lee
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tejasvi_Anand
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Un-Ku_Moon
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Vladimir_Vesel%E2%88%9A%C4%B9
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FMWSCAS57524.2023.10405967
>
foaf:
homepage
<
https://doi.org/10.1109/MWSCAS57524.2023.10405967
>
dc:
identifier
DBLP conf/mwscas/VeselyLAM23
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FMWSCAS57524.2023.10405967
(xsd:string)
dcterms:
issued
2023
(xsd:gYear)
rdfs:
label
PLL-SAR: A New High-Speed Analog to Digital Converter Architecture.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Calvin_Yoji_Lee
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tejasvi_Anand
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Un-Ku_Moon
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Vladimir_Vesel%E2%88%9A%C4%B9
>
swrc:
pages
84-88
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/mwscas/2023
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/mwscas/VeselyLAM23/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/mwscas/VeselyLAM23
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/mwscas/mwscas2023.html#VeselyLAM23
>
rdfs:
seeAlso
<
https://doi.org/10.1109/MWSCAS57524.2023.10405967
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/mwscas
>
dc:
title
PLL-SAR: A New High-Speed Analog to Digital Converter Architecture.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document