A monolithic 3D design technology co-optimization with back-end-of-line oxide channel transistor.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/nanoarch/KwakCY22
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/nanoarch/KwakCY22
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Gihun_Choe
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jungyoun_Kwak
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Shimeng_Yu
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F3565478.3572312
>
foaf:
homepage
<
https://doi.org/10.1145/3565478.3572312
>
dc:
identifier
DBLP conf/nanoarch/KwakCY22
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F3565478.3572312
(xsd:string)
dcterms:
issued
2022
(xsd:gYear)
rdfs:
label
A monolithic 3D design technology co-optimization with back-end-of-line oxide channel transistor.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Gihun_Choe
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jungyoun_Kwak
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Shimeng_Yu
>
swrc:
pages
6:1-6:6
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/nanoarch/2022
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/nanoarch/KwakCY22/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/nanoarch/KwakCY22
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/nanoarch/nanoarch2022.html#KwakCY22
>
rdfs:
seeAlso
<
https://doi.org/10.1145/3565478.3572312
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/nanoarch
>
dc:
title
A monolithic 3D design technology co-optimization with back-end-of-line oxide channel transistor.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document