Design Space Exploration for Memory Subsystems of VLIW Architectures.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/nas/JungeblutSPR10
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/nas/JungeblutSPR10
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Gregor_Sievers
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mario_Porrmann
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Thorsten_Jungeblut
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ulrich_R%E2%88%9A%C4%BEckert_0001
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FNAS.2010.14
>
foaf:
homepage
<
https://doi.org/10.1109/NAS.2010.14
>
dc:
identifier
DBLP conf/nas/JungeblutSPR10
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FNAS.2010.14
(xsd:string)
dcterms:
issued
2010
(xsd:gYear)
rdfs:
label
Design Space Exploration for Memory Subsystems of VLIW Architectures.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Gregor_Sievers
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mario_Porrmann
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Thorsten_Jungeblut
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ulrich_R%E2%88%9A%C4%BEckert_0001
>
swrc:
pages
377-385
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/nas/2010
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/nas/JungeblutSPR10/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/nas/JungeblutSPR10
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/nas/nas2010.html#JungeblutSPR10
>
rdfs:
seeAlso
<
https://doi.org/10.1109/NAS.2010.14
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/nas
>
dc:
subject
Design Space Exploration, VLIW, CoreVA, Cache, Memory Subsystem
(xsd:string)
dc:
title
Design Space Exploration for Memory Subsystems of VLIW Architectures.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document