A FPGA-Based Dual-Pixel Processing Pipelined Hardware Accelerator for Feature Point Detection Part in SIFT.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ncm/QiuHI09
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ncm/QiuHI09
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jingbang_Qiu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Takeshi_Ikenaga
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tianci_Huang
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FNCM.2009.38
>
foaf:
homepage
<
https://doi.org/10.1109/NCM.2009.38
>
dc:
identifier
DBLP conf/ncm/QiuHI09
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FNCM.2009.38
(xsd:string)
dcterms:
issued
2009
(xsd:gYear)
rdfs:
label
A FPGA-Based Dual-Pixel Processing Pipelined Hardware Accelerator for Feature Point Detection Part in SIFT.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jingbang_Qiu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Takeshi_Ikenaga
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tianci_Huang
>
swrc:
pages
1668-1674
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ncm/2009
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ncm/QiuHI09/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ncm/QiuHI09
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ncm/ncm2009.html#QiuHI09
>
rdfs:
seeAlso
<
https://doi.org/10.1109/NCM.2009.38
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ncm
>
dc:
subject
SIFT, FPGA, Dual-Pixel Processing, Pipeline, Feature Point Detection
(xsd:string)
dc:
title
A FPGA-Based Dual-Pixel Processing Pipelined Hardware Accelerator for Feature Point Detection Part in SIFT.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document