CMOS implementation of a low power absolute value comparator circuit.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/newcas/IranmaneshRJR16
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/newcas/IranmaneshRJR16
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Esther_Rodr%E2%88%9A%E2%89%A0guez-Villegas
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/George_Raikos
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Saam_Iranmanesh
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhou_Jiang
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FNEWCAS.2016.7604807
>
foaf:
homepage
<
https://doi.org/10.1109/NEWCAS.2016.7604807
>
dc:
identifier
DBLP conf/newcas/IranmaneshRJR16
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FNEWCAS.2016.7604807
(xsd:string)
dcterms:
issued
2016
(xsd:gYear)
rdfs:
label
CMOS implementation of a low power absolute value comparator circuit.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Esther_Rodr%E2%88%9A%E2%89%A0guez-Villegas
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/George_Raikos
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Saam_Iranmanesh
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhou_Jiang
>
swrc:
pages
1-4
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/newcas/2016
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/newcas/IranmaneshRJR16/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/newcas/IranmaneshRJR16
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/newcas/newcas2016.html#IranmaneshRJR16
>
rdfs:
seeAlso
<
https://doi.org/10.1109/NEWCAS.2016.7604807
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/newcas
>
dc:
title
CMOS implementation of a low power absolute value comparator circuit.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document