Low power and area SHA-256 hardware accelerator on Virtex-7 FPGA.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/niles/GadAAM20
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/niles/GadAAM20
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ali_H._Gad
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hassan_Mostafa
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Omar_A._Abdelmegid
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Seif_Eldeen_E._Abdalazeem
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FNILES50944.2020.9257922
>
foaf:
homepage
<
https://doi.org/10.1109/NILES50944.2020.9257922
>
dc:
identifier
DBLP conf/niles/GadAAM20
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FNILES50944.2020.9257922
(xsd:string)
dcterms:
issued
2020
(xsd:gYear)
rdfs:
label
Low power and area SHA-256 hardware accelerator on Virtex-7 FPGA.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ali_H._Gad
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hassan_Mostafa
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Omar_A._Abdelmegid
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Seif_Eldeen_E._Abdalazeem
>
swrc:
pages
181-185
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/niles/2020
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/niles/GadAAM20/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/niles/GadAAM20
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/niles/niles2020.html#GadAAM20
>
rdfs:
seeAlso
<
https://doi.org/10.1109/NILES50944.2020.9257922
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/niles
>
dc:
title
Low power and area SHA-256 hardware accelerator on Virtex-7 FPGA.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document