Implementing Low-Diameter On-Chip Networks for Manycore Processors Using a Tiled Physical Design Methodology.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/nocs/OuAB20
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/nocs/OuAB20
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Christopher_Batten
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Shady_Agwa
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yanghui_Ou
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FNOCS50636.2020.9241710
>
foaf:
homepage
<
https://doi.org/10.1109/NOCS50636.2020.9241710
>
dc:
identifier
DBLP conf/nocs/OuAB20
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FNOCS50636.2020.9241710
(xsd:string)
dcterms:
issued
2020
(xsd:gYear)
rdfs:
label
Implementing Low-Diameter On-Chip Networks for Manycore Processors Using a Tiled Physical Design Methodology.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Christopher_Batten
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Shady_Agwa
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yanghui_Ou
>
swrc:
pages
1-8
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/nocs/2020
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/nocs/OuAB20/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/nocs/OuAB20
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/nocs/nocs2020.html#OuAB20
>
rdfs:
seeAlso
<
https://doi.org/10.1109/NOCS50636.2020.9241710
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/nocs
>
dc:
title
Implementing Low-Diameter On-Chip Networks for Manycore Processors Using a Tiled Physical Design Methodology.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document