Effective Processor Model Generation from Instruction Set Simulator to Hardware Design.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/norcas/KappesKEFME23
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/norcas/KappesKEFME23
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Conrad_Foik
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Daniel_Mueller-Gritschneder
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Johannes_Kappes
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Karsten_Emrich
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Robert_Kunzelmann
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Wolfgang_Ecker
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FNorCAS58970.2023.10305465
>
foaf:
homepage
<
https://doi.org/10.1109/NorCAS58970.2023.10305465
>
dc:
identifier
DBLP conf/norcas/KappesKEFME23
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FNorCAS58970.2023.10305465
(xsd:string)
dcterms:
issued
2023
(xsd:gYear)
rdfs:
label
Effective Processor Model Generation from Instruction Set Simulator to Hardware Design.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Conrad_Foik
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Daniel_Mueller-Gritschneder
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Johannes_Kappes
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Karsten_Emrich
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Robert_Kunzelmann
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Wolfgang_Ecker
>
swrc:
pages
1-7
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/norcas/2023
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/norcas/KappesKEFME23/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/norcas/KappesKEFME23
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/norcas/norcas2023.html#KappesKEFME23
>
rdfs:
seeAlso
<
https://doi.org/10.1109/NorCAS58970.2023.10305465
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/norcas
>
dc:
title
Effective Processor Model Generation from Instruction Set Simulator to Hardware Design.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document