An ultra-low-power/high-speed 9-bit adder design: Analysis and comparison Vs. technology from 130nm-LP to UTBB FD-SOI-28nm.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/norchip/AttarzadehAY15
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/norchip/AttarzadehAY15
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hourieh_Attarzadeh
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Snorre_Aunet
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Trond_Ytterdal
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FNORCHIP.2015.7364365
>
foaf:
homepage
<
https://doi.org/10.1109/NORCHIP.2015.7364365
>
dc:
identifier
DBLP conf/norchip/AttarzadehAY15
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FNORCHIP.2015.7364365
(xsd:string)
dcterms:
issued
2015
(xsd:gYear)
rdfs:
label
An ultra-low-power/high-speed 9-bit adder design: Analysis and comparison Vs. technology from 130nm-LP to UTBB FD-SOI-28nm.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hourieh_Attarzadeh
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Snorre_Aunet
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Trond_Ytterdal
>
swrc:
pages
1-4
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/norchip/2015
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/norchip/AttarzadehAY15/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/norchip/AttarzadehAY15
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/norchip/norcas2015.html#AttarzadehAY15
>
rdfs:
seeAlso
<
https://doi.org/10.1109/NORCHIP.2015.7364365
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/norchip
>
dc:
title
An ultra-low-power/high-speed 9-bit adder design: Analysis and comparison Vs. technology from 130nm-LP to UTBB FD-SOI-28nm.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document