dgQuEST: Accelerating Large Scale Quantum Circuit Simulation through Hybrid CPU-GPU Memory Hierarchies.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/npc/FengCYZYLQ21
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/npc/FengCYZYLQ21
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Depei_Qian
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hailong_Yang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Shuzhang_Zhong
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Siyan_Chen
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tianyu_Feng
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Xin_You
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhongzhi_Luan
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1007%2F978-3-030-93571-9%5F2
>
foaf:
homepage
<
https://doi.org/10.1007/978-3-030-93571-9_2
>
dc:
identifier
DBLP conf/npc/FengCYZYLQ21
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1007%2F978-3-030-93571-9%5F2
(xsd:string)
dcterms:
issued
2021
(xsd:gYear)
rdfs:
label
dgQuEST: Accelerating Large Scale Quantum Circuit Simulation through Hybrid CPU-GPU Memory Hierarchies.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Depei_Qian
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hailong_Yang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Shuzhang_Zhong
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Siyan_Chen
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tianyu_Feng
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Xin_You
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhongzhi_Luan
>
swrc:
pages
16-27
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/npc/2021
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/npc/FengCYZYLQ21/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/npc/FengCYZYLQ21
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/npc/npc2021.html#FengCYZYLQ21
>
rdfs:
seeAlso
<
https://doi.org/10.1007/978-3-030-93571-9_2
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/npc
>
dc:
title
dgQuEST: Accelerating Large Scale Quantum Circuit Simulation through Hybrid CPU-GPU Memory Hierarchies.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document