[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/pact/VinjamuriP09>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Sudhir_Vinjamuri>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Viktor_K._Prasanna>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1007%2F978-3-642-03275-2%5F28>
foaf:homepage <https://doi.org/10.1007/978-3-642-03275-2_28>
dc:identifier DBLP conf/pact/VinjamuriP09 (xsd:string)
dc:identifier DOI doi.org%2F10.1007%2F978-3-642-03275-2%5F28 (xsd:string)
dcterms:issued 2009 (xsd:gYear)
rdfs:label Hierarchical Dependency Graphs: Abstraction and Methodology for Mapping Systolic Array Designs to Multicore Processors. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Sudhir_Vinjamuri>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Viktor_K._Prasanna>
swrc:pages 284-298 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/pact/2009>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/pact/VinjamuriP09/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/pact/VinjamuriP09>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/pact/pact2009.html#VinjamuriP09>
rdfs:seeAlso <https://doi.org/10.1007/978-3-642-03275-2_28>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/pact>
dc:subject parallel programming; multicore; systolic array designs; dependency graphs; high performance computing (xsd:string)
dc:title Hierarchical Dependency Graphs: Abstraction and Methodology for Mapping Systolic Array Designs to Multicore Processors. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document