Computing Passive Reduced-Order Models for Circuit Simulation.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/parelec/BennerQQ04
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/parelec/BennerQQ04
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Enrique_S._Quintana-Ort%E2%88%9A%E2%89%A0
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Gregorio_Quintana-Ort%E2%88%9A%E2%89%A0
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Peter_Benner
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FPCEE.2004.21
>
foaf:
homepage
<
https://doi.org/10.1109/PCEE.2004.21
>
dc:
identifier
DBLP conf/parelec/BennerQQ04
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FPCEE.2004.21
(xsd:string)
dcterms:
issued
2004
(xsd:gYear)
rdfs:
label
Computing Passive Reduced-Order Models for Circuit Simulation.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Enrique_S._Quintana-Ort%E2%88%9A%E2%89%A0
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Gregorio_Quintana-Ort%E2%88%9A%E2%89%A0
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Peter_Benner
>
swrc:
pages
146-151
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/parelec/2004
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/parelec/BennerQQ04/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/parelec/BennerQQ04
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/parelec/parelec2004.html#BennerQQ04
>
rdfs:
seeAlso
<
https://doi.org/10.1109/PCEE.2004.21
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/parelec
>
dc:
title
Computing Passive Reduced-Order Models for Circuit Simulation.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document