Automatic Design of VLSI Pipelined LMS Architectures.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/parelec/GuillouQRM00
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/parelec/GuillouQRM00
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Anne-Claire_Guillou
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Daniel_Massicotte
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Patrice_Quinton
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tanguy_Risset
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FPCEE.2000.873618
>
foaf:
homepage
<
https://doi.org/10.1109/PCEE.2000.873618
>
dc:
identifier
DBLP conf/parelec/GuillouQRM00
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FPCEE.2000.873618
(xsd:string)
dcterms:
issued
2000
(xsd:gYear)
rdfs:
label
Automatic Design of VLSI Pipelined LMS Architectures.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Anne-Claire_Guillou
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Daniel_Massicotte
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Patrice_Quinton
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tanguy_Risset
>
swrc:
pages
144-149
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/parelec/2000
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/parelec/GuillouQRM00/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/parelec/GuillouQRM00
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/parelec/parelec2000.html#GuillouQRM00
>
rdfs:
seeAlso
<
https://doi.org/10.1109/PCEE.2000.873618
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/parelec
>
dc:
title
Automatic Design of VLSI Pipelined LMS Architectures.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document