Design and Implementation of the Control Structure of the PAPRICA-3 Processor.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/pdp/GregorettiILPR96
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/pdp/GregorettiILPR96
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/F._Intini
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Francesco_Gregoretti
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Leonardo_Maria_Reyneri
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Luciano_Lavagno
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Roberto_Passerone
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FEMPDP.1996.500599
>
foaf:
homepage
<
https://doi.org/10.1109/EMPDP.1996.500599
>
dc:
identifier
DBLP conf/pdp/GregorettiILPR96
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FEMPDP.1996.500599
(xsd:string)
dcterms:
issued
1996
(xsd:gYear)
rdfs:
label
Design and Implementation of the Control Structure of the PAPRICA-3 Processor.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/F._Intini
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Francesco_Gregoretti
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Leonardo_Maria_Reyneri
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Luciano_Lavagno
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Roberto_Passerone
>
swrc:
pages
290-296
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/pdp/1996
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/pdp/GregorettiILPR96/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/pdp/GregorettiILPR96
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/pdp/pdp1996.html#GregorettiILPR96
>
rdfs:
seeAlso
<
https://doi.org/10.1109/EMPDP.1996.500599
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/pdp
>
dc:
subject
pipeline processing; parallel architectures; image processing equipment; image processing; real-time systems; control structure; PAPRICA-3 processor; pipeline architecture; instruction execution; linear array processor PAPRICA-9; array processor; algorithmic efficiency; image recognition; embedded systems; real time image processing; multi path queue structure; application programs
(xsd:string)
dc:
title
Design and Implementation of the Control Structure of the PAPRICA-3 Processor.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document