Toward Fast Platform-Aware Neural Architecture Search for FPGA-Accelerated Edge AI Applications.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/racs/LiangLLH20
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/racs/LiangLLH20
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chen-Ching_Lin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Shih-Hao_Hung
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yi-Chuan_Liang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ying-Chiao_Liao
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F3400286.3418240
>
foaf:
homepage
<
https://doi.org/10.1145/3400286.3418240
>
dc:
identifier
DBLP conf/racs/LiangLLH20
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F3400286.3418240
(xsd:string)
dcterms:
issued
2020
(xsd:gYear)
rdfs:
label
Toward Fast Platform-Aware Neural Architecture Search for FPGA-Accelerated Edge AI Applications.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chen-Ching_Lin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Shih-Hao_Hung
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yi-Chuan_Liang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ying-Chiao_Liao
>
swrc:
pages
219-225
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/racs/2020
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/racs/LiangLLH20/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/racs/LiangLLH20
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/racs/racs2020.html#LiangLLH20
>
rdfs:
seeAlso
<
https://doi.org/10.1145/3400286.3418240
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/racs
>
dc:
title
Toward Fast Platform-Aware Neural Architecture Search for FPGA-Accelerated Edge AI Applications.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document