[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/rcar/XuXXYYZZW22>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Baoshun_Zhang>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Dongmin_Wu>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Guanqun_Yu>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Jie_Xie>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Wenqiang_Yuan>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Yue_Xu>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Zhiwei_Xing>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Zhongmin_Zeng>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FRCAR54675.2022.9872281>
foaf:homepage <https://doi.org/10.1109/RCAR54675.2022.9872281>
dc:identifier DBLP conf/rcar/XuXXYYZZW22 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FRCAR54675.2022.9872281 (xsd:string)
dcterms:issued 2022 (xsd:gYear)
rdfs:label A Bin-by-Bin Calibration with Neural Network for FPGA-Based Tapped-Delay-Line Time-to-Digital Converter. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Baoshun_Zhang>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Dongmin_Wu>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Guanqun_Yu>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Jie_Xie>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Wenqiang_Yuan>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Yue_Xu>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Zhiwei_Xing>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Zhongmin_Zeng>
swrc:pages 681-686 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/rcar/2022>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/rcar/XuXXYYZZW22/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/rcar/XuXXYYZZW22>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/rcar/rcar2022.html#XuXXYYZZW22>
rdfs:seeAlso <https://doi.org/10.1109/RCAR54675.2022.9872281>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/rcar>
dc:title A Bin-by-Bin Calibration with Neural Network for FPGA-Based Tapped-Delay-Line Time-to-Digital Converter. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document