FPGA Implementation of Adjustable Wideband Fractional Delay FIR Filters.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/reconfig/Ramirez-ConejoDRPD10
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/reconfig/Ramirez-ConejoDRPD10
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Agust%E2%88%9A%E2%89%A0n_Ram%E2%88%9A%E2%89%A0rez-Agundis
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Alfredo_Padilla-Medina
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/G._Ramirez-Conejo
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Javier_D%E2%88%9A%E2%89%A0az-Carmona
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jos%E2%88%9A%C2%A9_G._Delgado-Frias
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FReConFig.2010.68
>
foaf:
homepage
<
https://doi.org/10.1109/ReConFig.2010.68
>
dc:
identifier
DBLP conf/reconfig/Ramirez-ConejoDRPD10
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FReConFig.2010.68
(xsd:string)
dcterms:
issued
2010
(xsd:gYear)
rdfs:
label
FPGA Implementation of Adjustable Wideband Fractional Delay FIR Filters.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Agust%E2%88%9A%E2%89%A0n_Ram%E2%88%9A%E2%89%A0rez-Agundis
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Alfredo_Padilla-Medina
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/G._Ramirez-Conejo
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Javier_D%E2%88%9A%E2%89%A0az-Carmona
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jos%E2%88%9A%C2%A9_G._Delgado-Frias
>
swrc:
pages
406-411
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/reconfig/2010
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/reconfig/Ramirez-ConejoDRPD10/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/reconfig/Ramirez-ConejoDRPD10
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/reconfig/reconfig2010.html#Ramirez-ConejoDRPD10
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ReConFig.2010.68
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/reconfig
>
dc:
title
FPGA Implementation of Adjustable Wideband Fractional Delay FIR Filters.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document