DPL on Stratix II FPGA: What to Expect?.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/reconfig/SauvageNGFDM09
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/reconfig/SauvageNGFDM09
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Florent_Flament
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jean-Luc_Danger
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Laurent_Sauvage
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Maxime_Nassar
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sylvain_Guilley
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yves_Mathieu
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FReConFig.2009.58
>
foaf:
homepage
<
https://doi.org/10.1109/ReConFig.2009.58
>
dc:
identifier
DBLP conf/reconfig/SauvageNGFDM09
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FReConFig.2009.58
(xsd:string)
dcterms:
issued
2009
(xsd:gYear)
rdfs:
label
DPL on Stratix II FPGA: What to Expect?.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Florent_Flament
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jean-Luc_Danger
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Laurent_Sauvage
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Maxime_Nassar
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sylvain_Guilley
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yves_Mathieu
>
swrc:
pages
243-248
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/reconfig/2009
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/reconfig/SauvageNGFDM09/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/reconfig/SauvageNGFDM09
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/reconfig/reconfig2009.html#SauvageNGFDM09
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ReConFig.2009.58
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/reconfig
>
dc:
subject
Side-Channel Analysis (SCA), Differential Power Analysis (DPA), Dual-rail with Precharge Logic (DPL), Wave Dynamic Differential Logic (WDDL), Field Programmable Gates Array (FPGA), Commercial Off-The-Shelf (COTS)
(xsd:string)
dc:
title
DPL on Stratix II FPGA: What to Expect?.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document