Design method for asymmetric 3D interconnect architectures with high level models.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/recosoc/JosephBWEGP17
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/recosoc/JosephBWEGP17
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Alberto_Garc%E2%88%9A%E2%89%A0a_Ortiz
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Dominik_Ermel
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jan_Moritz_Joseph
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Lennart_Bamberg
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sven_Wrieden
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Thilo_Pionteck
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FReCoSoC.2017.8016143
>
foaf:
homepage
<
https://doi.org/10.1109/ReCoSoC.2017.8016143
>
dc:
identifier
DBLP conf/recosoc/JosephBWEGP17
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FReCoSoC.2017.8016143
(xsd:string)
dcterms:
issued
2017
(xsd:gYear)
rdfs:
label
Design method for asymmetric 3D interconnect architectures with high level models.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Alberto_Garc%E2%88%9A%E2%89%A0a_Ortiz
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Dominik_Ermel
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jan_Moritz_Joseph
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Lennart_Bamberg
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sven_Wrieden
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Thilo_Pionteck
>
swrc:
pages
1-8
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/recosoc/2017
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/recosoc/JosephBWEGP17/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/recosoc/JosephBWEGP17
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/recosoc/recosoc2017.html#JosephBWEGP17
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ReCoSoC.2017.8016143
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/recosoc
>
dc:
title
Design method for asymmetric 3D interconnect architectures with high level models.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document