An efficient hardware design of SIFT algorithm using fault tolerant reversible logic.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/retis/PalDMCBG15
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/retis/PalDMCBG15
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Amlan_Chakrabarti
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chandrajit_Pal
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Pabitra_Das
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ranjan_Ghosh
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Samik_Basu_0003
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sudhindu_Bikash_Mandal
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FReTIS.2015.7232933
>
foaf:
homepage
<
https://doi.org/10.1109/ReTIS.2015.7232933
>
dc:
identifier
DBLP conf/retis/PalDMCBG15
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FReTIS.2015.7232933
(xsd:string)
dcterms:
issued
2015
(xsd:gYear)
rdfs:
label
An efficient hardware design of SIFT algorithm using fault tolerant reversible logic.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Amlan_Chakrabarti
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chandrajit_Pal
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Pabitra_Das
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ranjan_Ghosh
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Samik_Basu_0003
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sudhindu_Bikash_Mandal
>
swrc:
pages
514-519
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/retis/2015
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/retis/PalDMCBG15/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/retis/PalDMCBG15
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/retis/retis2015.html#PalDMCBG15
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ReTIS.2015.7232933
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/retis
>
dc:
title
An efficient hardware design of SIFT algorithm using fault tolerant reversible logic.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document