A Hardware Platform for Exploring Predictable Cache Coherence Protocols for Real-time Multicores.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/rtas/WuKTP21
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/rtas/WuKTP21
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Anirudh_Mohan_Kaushik
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hiren_D._Patel
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Paulos_Tegegn
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhuanhao_Wu
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FRTAS52030.2021.00016
>
foaf:
homepage
<
https://doi.org/10.1109/RTAS52030.2021.00016
>
dc:
identifier
DBLP conf/rtas/WuKTP21
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FRTAS52030.2021.00016
(xsd:string)
dcterms:
issued
2021
(xsd:gYear)
rdfs:
label
A Hardware Platform for Exploring Predictable Cache Coherence Protocols for Real-time Multicores.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Anirudh_Mohan_Kaushik
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hiren_D._Patel
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Paulos_Tegegn
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhuanhao_Wu
>
swrc:
pages
92-104
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/rtas/2021
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/rtas/WuKTP21/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/rtas/WuKTP21
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/rtas/rtas2021.html#WuKTP21
>
rdfs:
seeAlso
<
https://doi.org/10.1109/RTAS52030.2021.00016
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/rtas
>
dc:
title
A Hardware Platform for Exploring Predictable Cache Coherence Protocols for Real-time Multicores.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document