An implementation and performance analysis of slave-side arbitration schemes for the ML-AHB BusMatrix.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/sac/HwangPJ07
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/sac/HwangPJ07
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hyeong_Jun_Park
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kyoung_Son_Jhang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Soo_Yun_Hwang
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F1244002.1244333
>
foaf:
homepage
<
https://doi.org/10.1145/1244002.1244333
>
dc:
identifier
DBLP conf/sac/HwangPJ07
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F1244002.1244333
(xsd:string)
dcterms:
issued
2007
(xsd:gYear)
rdfs:
label
An implementation and performance analysis of slave-side arbitration schemes for the ML-AHB BusMatrix.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hyeong_Jun_Park
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kyoung_Son_Jhang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Soo_Yun_Hwang
>
swrc:
pages
1545-1551
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/sac/2007
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/sac/HwangPJ07/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/sac/HwangPJ07
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/sac/sac2007.html#HwangPJ07
>
rdfs:
seeAlso
<
https://doi.org/10.1145/1244002.1244333
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/sac
>
dc:
subject
arbitration scheme, multi-layer AHB BusMatrix, on chip bus, slave-side arbitration, system on a chip
(xsd:string)
dc:
title
An implementation and performance analysis of slave-side arbitration schemes for the ML-AHB BusMatrix.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document