A Processor Architecture Designed to Faciliate the Safety Certification of Hard Real Time Systems.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/safecomp/MeskeH96
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/safecomp/MeskeH96
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hans-Peter_Meske
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Wolfgang_A._Halang
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1007%2F978-1-4471-0937-2%5F5
>
foaf:
homepage
<
https://doi.org/10.1007/978-1-4471-0937-2_5
>
dc:
identifier
DBLP conf/safecomp/MeskeH96
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1007%2F978-1-4471-0937-2%5F5
(xsd:string)
dcterms:
issued
1996
(xsd:gYear)
rdfs:
label
A Processor Architecture Designed to Faciliate the Safety Certification of Hard Real Time Systems.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hans-Peter_Meske
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Wolfgang_A._Halang
>
swrc:
pages
61-70
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/safecomp/1996
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/safecomp/MeskeH96/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/safecomp/MeskeH96
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/safecomp/safecomp1996.html#MeskeH96
>
rdfs:
seeAlso
<
https://doi.org/10.1007/978-1-4471-0937-2_5
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/safecomp
>
dc:
title
A Processor Architecture Designed to Faciliate the Safety Certification of Hard Real Time Systems.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document