Design of a Feasible On-Chip Interconnection Network for a Chip Multiprocessor (CMP).
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/sbac-pad/LeeBB07
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/sbac-pad/LeeBB07
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jun_Ho_Bahn
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Nader_Bagherzadeh
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Seung_Eun_Lee
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FSBAC-PAD.2007.38
>
foaf:
homepage
<
https://doi.org/10.1109/SBAC-PAD.2007.38
>
dc:
identifier
DBLP conf/sbac-pad/LeeBB07
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FSBAC-PAD.2007.38
(xsd:string)
dcterms:
issued
2007
(xsd:gYear)
rdfs:
label
Design of a Feasible On-Chip Interconnection Network for a Chip Multiprocessor (CMP).
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jun_Ho_Bahn
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Nader_Bagherzadeh
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Seung_Eun_Lee
>
swrc:
pages
211-218
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/sbac-pad/2007
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/sbac-pad/LeeBB07/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/sbac-pad/LeeBB07
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/sbac-pad/sbac-pad2007.html#LeeBB07
>
rdfs:
seeAlso
<
https://doi.org/10.1109/SBAC-PAD.2007.38
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/sbac-pad
>
dc:
title
Design of a Feasible On-Chip Interconnection Network for a Chip Multiprocessor (CMP).
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document