Body-bias compensation technique for SubThreshold CMOS static logic gates.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/sbcci/MelekSG04
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/sbcci/MelekSG04
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Carlos_Galup-Montoro
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Luiz_Alberto_Pasini_Melek
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/M%E2%88%9A%C2%B0rcio_C._Schneider
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F1016568.1016639
>
foaf:
homepage
<
https://doi.org/10.1145/1016568.1016639
>
dc:
identifier
DBLP conf/sbcci/MelekSG04
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F1016568.1016639
(xsd:string)
dcterms:
issued
2004
(xsd:gYear)
rdfs:
label
Body-bias compensation technique for SubThreshold CMOS static logic gates.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Carlos_Galup-Montoro
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Luiz_Alberto_Pasini_Melek
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/M%E2%88%9A%C2%B0rcio_C._Schneider
>
swrc:
pages
267-272
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/sbcci/2004
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/sbcci/MelekSG04/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/sbcci/MelekSG04
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/sbcci/sbcci2004.html#MelekSG04
>
rdfs:
seeAlso
<
https://doi.org/10.1145/1016568.1016639
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/sbcci
>
dc:
subject
CMOS, body-bias compensation, logic circuits, low-power, static logic, subthreshold
(xsd:string)
dc:
title
Body-bias compensation technique for SubThreshold CMOS static logic gates.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document