Asynchronous circuit design on reconfigurable devices.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/sbcci/MochoSRR06
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/sbcci/MochoSRR06
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Andr%E2%88%9A%C2%A9_In%E2%88%9A%C2%B0cio_Reis
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/G._H._Sartori
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/R._U._R._Mocho
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Renato_P._Ribas
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F1150343.1150355
>
foaf:
homepage
<
https://doi.org/10.1145/1150343.1150355
>
dc:
identifier
DBLP conf/sbcci/MochoSRR06
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F1150343.1150355
(xsd:string)
dcterms:
issued
2006
(xsd:gYear)
rdfs:
label
Asynchronous circuit design on reconfigurable devices.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Andr%E2%88%9A%C2%A9_In%E2%88%9A%C2%B0cio_Reis
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/G._H._Sartori
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/R._U._R._Mocho
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Renato_P._Ribas
>
swrc:
pages
20-25
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/sbcci/2006
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/sbcci/MochoSRR06/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/sbcci/MochoSRR06
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/sbcci/sbcci2006.html#MochoSRR06
>
rdfs:
seeAlso
<
https://doi.org/10.1145/1150343.1150355
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/sbcci
>
dc:
subject
FPGAs, asynchronous circuits
(xsd:string)
dc:
title
Asynchronous circuit design on reconfigurable devices.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document