A parallel hardware architecture for information-theoretic adaptive filtering.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/sc/CraciunGLP10
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/sc/CraciunGLP10
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Alan_D._George
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Herman_Lam
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jos%E2%88%9A%C2%A9_C._Pr%E2%88%9A%E2%89%A0ncipe
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Stefan_Craciun
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FHPRCTA.2010.5670798
>
foaf:
homepage
<
https://doi.org/10.1109/HPRCTA.2010.5670798
>
dc:
identifier
DBLP conf/sc/CraciunGLP10
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FHPRCTA.2010.5670798
(xsd:string)
dcterms:
issued
2010
(xsd:gYear)
rdfs:
label
A parallel hardware architecture for information-theoretic adaptive filtering.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Alan_D._George
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Herman_Lam
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jos%E2%88%9A%C2%A9_C._Pr%E2%88%9A%E2%89%A0ncipe
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Stefan_Craciun
>
swrc:
pages
1-10
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/sc/2010hprcta
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/sc/CraciunGLP10/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/sc/CraciunGLP10
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/sc/hprcta2010.html#CraciunGLP10
>
rdfs:
seeAlso
<
https://doi.org/10.1109/HPRCTA.2010.5670798
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/sc
>
dc:
title
A parallel hardware architecture for information-theoretic adaptive filtering.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document